

Electronic Information Disclosure Statement

IDS
Paper
817601

JC474 U.S. PRO
10/064301
07/01/02



METHOD AND STRUCTURE FOR SCALABLE, LOW-COST POLYSILICON CAPACITOR IN A PLANAR DRAM

Application:

Confirmation:

Applicant(s): Jeffrey Brown

Docket Number: BUR920010185

Group Art Unit:

Examiner:

search string: (4577395 or 5825073 or 6072210 or 6087214 or 6121106 or 6150691 or 6251740 or 6258658 or 6306720).pn.

■ That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the statement after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 1.56(c) more than three months prior to the filing of the information disclosure statement.

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Citation No.	Patent Number	Date	Bar Code	Patentee	Class	Subclass
	P01		1986-03-25		Shibata		

TH	4577395	1986-03-25	Shubata	
TM	P02	5825073	1998-10-20	Radosevich et al.
TM	P03	6072210	2000-06-06	Choi
TM	P04	6087214	2000-07-11	Cunningham
TM	P05	6121106	2000-09-19	Ellis et al.
TM	P06	6150691	2000-11-21	Clampitt
TM	P07	6251740	2001-06-26	Johnson et al.
TM	P08	6258658	2001-07-10	Bohm et al.
TM	P09	6306720	2001-10-23	Ding

Signature

Examiner Name	Date
	10/10/02